Senior ASIC Design Verification Engineer Job in Los Altos 94022, California US
As the newest member of the Functional verification team, you will be responsible for the development of leading edge verification methodologies their timely successful deployment against innovative industry leading, coherent detection, OTN chip solutions at line rates of 100GHz beyond. Qualifications: – Previous ASIC verification experience – Framer verification expertise with SONET or OTN – Networking domain knowledge- SystemC or C++ experience- Pseudo-random, functional coverage verification methodologies Desired:- SystemVerilog SystemVerilog class libraries such as UVM, OVM or VMM- Read more […]
January 11, 2007
• Tags: California Us, Senior ASIC Design Verification Engineer Job in Los Altos 94022 • Posted in: General • Comments Off on Senior ASIC Design Verification Engineer Job in Los Altos 94022, California US